

A Level Computer Science (9618)

Topical Past Paper Worksheet

Topic 3: Hardware

Subtopic 3.2: Logic Gates and Logic Circuits

Concept 3.2.3: Constructing Logic Circuits

Total Questions: 14

Mark Schemes begin on Page 10

Question 1 | Source: 9618_w25_qp_11 (Q3.a)

- 3 (a) Draw a logic circuit for the logic expression:

$$X = \text{NOT} ((A \text{ NAND } B) \text{ XOR } (\text{NOT } A \text{ OR } \text{NOT } C))$$



[2]

Question 3 | Source: 9618_w24_qp_12 (Q1.b)

- (b) Draw the logic circuit for the logic expression:

$$W = P \text{ NAND } ((Q \text{ OR } \text{NOT } R) \text{ XOR } (P \text{ XOR } Q))$$




[2]

Question 4 | Source: 9618_w24_qp_13 (Q1.c)

(c) Draw the logic circuit for the logic expression:

$$X = ((\text{NOT } A \text{ AND } (B \text{ AND } C)) \text{ OR } (B \text{ NAND } C)) \text{ AND NOT } A$$



[2]

Question 5 | Source: 9618_s24_qp_11 (Q1.b)

(b) Draw a logic circuit for the logic expression:

$$X = \text{NOT } (\text{NOT } A \text{ AND } (\text{NOT } B \text{ XOR } C))$$



[2]

Question 6 | Source: 9618_s24_qp_12 (Q1.b)

(b) Draw a logic circuit for this logic expression:

$$X = \text{NOT } ((A \text{ AND } B) \text{ OR } (C \text{ AND } D))$$



[2]

Question 7 | Source: 9618_w23_qp_11 (Q4.b)

(b) Draw a logic circuit for the logic expression:

$$X = (A \text{ AND NOT } (B \text{ OR } C)) \text{ AND } (B \text{ NOR } C)$$




[2]

Question 8 | Source: 9618_w23_qp_13 (Q4.b)

(b) Draw a logic circuit for the logic expression:

$$Y = ((P \text{ AND } Q) \text{ XOR } ((\text{NOT } Q) \text{ OR } R)) \text{ AND NOT } P$$



[2]

Question 9 | Source: 9618_s23_qp_11 (Q5.a)

5 (a) Draw the logic circuit for this logic expression:

$$T = (\text{NOT } A \text{ OR } B) \text{ XOR } (C \text{ NAND } D)$$




[2]

Question 10 | Source: 9618_s23_qp_12 (Q6.a)

- 6 (a) Draw the logic circuit for this logic expression:

$$Z = (R \text{ XOR } S) \text{ AND } (\text{NOT } T \text{ NOR } P)$$




[2]

Question 11 | Source: 9618_w22_qp_11 (Q3.a)

- 3 (a) Draw a logic circuit for the logic expression:

$$X = \text{NOT } ((\text{NOT } A \text{ AND } \text{NOT } B) \text{ OR } (\text{NOT } B \text{ AND } \text{NOT } C))$$



[2]

Question 12 | Source: 9618_w22_qp_12 (Q3.a)

3 (a) A greenhouse has an automatic window.

The window (**X**) operates according to the following criteria:

Parameter	Description of parameter	Binary value	Condition
T	Temperature	1	Too high
		0	Acceptable
W	Wind speed	1	Too high
		0	Acceptable
R	Rain	1	Detected
		0	Not detected
M	Manual override	1	On
		0	Off

The window opens (**X** = 1) if:

- the temperature is too high **and** the wind speed is acceptable
- and**
- rain is not detected, **or** the manual override is off.

Draw a logic circuit to represent the operation of the window.



[3]

Question 13 | Source: 9618_w22_qp_13 (Q5.a)

- 5 (a) Draw a logic circuit for the logic expression:

$$X = \text{NOT} ((\text{NOT} (\mathbf{A} \text{ AND } \mathbf{B})) \text{ OR } (\text{NOT} (\mathbf{B} \text{ AND } \mathbf{C})))$$




[3]

Question 14 | Source: 9618_w21_qp_12 (Q2.b)

- (b) Draw a logic circuit for the following logic expression.

$$X = \text{NOT}(\text{NOT}(\mathbf{A} \text{ AND } \mathbf{B}) \text{ AND } \mathbf{C})$$




[2]

Question 15 | Source: 9618_s21_qp_12 (Q3.a)

3 A logic expression is given:

$$S = (A \text{ AND } B \text{ AND } C) \text{ OR } (B \text{ XOR } C)$$


(a) Draw the logic circuit for the given expression.




[4]

MARK SCHEMES


Mark Scheme for Question 1 | Source: 9618_w25_ms_11 (Q3.a)

3(a)	One mark per bullet point, max 2 marks (A NAND B) and (NOT A OR NOT C) - XOR and NOT 	2
------	--	---


Mark Scheme for Question 2 | Source: 9618_w25_ms_13 (Q3.b)

3(b)	1 mark per bullet point, max 2 marks - A AND B OR C - C NOR D and final two gates 	2
------	--	---


Mark Scheme for Question 3 | Source: 9618_w24_ms_12 (Q1.b)

1(b)	1 mark for (P XOR Q) and (Q OR NOT R) 1 mark for second XOR gate and final NAND gate with appropriate inputs 	2
------	---	---


Mark Scheme for Question 4 | Source: 9618_w24_ms_13 (Q1.c)

1(c)	1 mark for NOT gate, 2 correct AND gates and the NAND gate 1 mark for OR gate and the final AND gate 	2
------	---	---


Mark Scheme for Question 5 | Source: 9618_s24_ms_11 (Q1.b)

1(b)	1 mark for NOT B XOR C 1 mark for NOT A and final AND plus NOT 	2
------	---	---


Mark Scheme for Question 6 | Source: 9618_s24_ms_12 (Q1.b)

1(b)	1 mark for both AND gates with correct inputs 1 mark for correct OR and NOT gates with correct inputs and no superfluous gates: 	2
------	---	---


Mark Scheme for Question 7 | Source: 9618_w23_ms_11 (Q4.b)

4(b)	1 mark for both AND gates 1 mark for NOT gate <u>and</u> OR gate <u>and</u> NOR gate 	2
------	---	---


Mark Scheme for Question 8 | Source: 9618_w23_ms_13 (Q4.b)

4(b)	1 mark for P AND Q <u>and</u> NOT Q OR R 1 mark for NOT gate <u>and</u> AND gate <u>and</u> XOR gate 	2
------	--	---


Mark Scheme for Question 9 | Source: 9618_s23_ms_11 (Q5.a)

5(a)	1 mark for 2 gates 2 marks for all 4 gates 	2
------	--	---


Mark Scheme for Question 10 | Source: 9618_s23_ms_12 (Q6.a)

6(a)	1 mark for correct XOR and AND gates, with correct inputs 1 mark for correct NOT and NOR gates with correct inputs 	2
------	---	---


Mark Scheme for Question 11 | Source: 9618_w22_ms_11 (Q3.a)

3(a)	1 mark for each bullet point: • NOT A AND NOT B and NOT B AND NOT C // A NOR B and B NOR C • final OR and NOT gates (with correct inputs) // NOR gate (with correct inputs) 	2
------	--	---



Mark Scheme for Question 12 | Source: 9618_w22_ms_12 (Q3.a)

3(a)	1 mark for T AND NOT W 1 mark for NOT R OR NOT M 1 mark for final AND 	3
------	---	---


Mark Scheme for Question 13 | Source: 9618_w22_ms_13 (Q5.a)

5(a)	1 mark for each bullet point: • NOT (A AND B) • NOT (B AND C) • NOT(NOT(A AND B) OR NOT(B AND C)) 	3
------	---	---

Mark Scheme for Question 14 | Source: 9618_w21_ms_12 (Q2.b)

2(b)	1 mark for each correct bullet point • NOT (A AND B) // A NAND B • NOT the result AND C // the result NAND C  The diagram shows a logic circuit with three inputs: A, B, and C. Inputs A and B are connected to an AND gate. The output of this AND gate is connected to a NOT gate (represented by a triangle with a small circle at its tip). The output of the NOT gate is connected to one input of a second AND gate. Input C is connected to the other input of the second AND gate. The output of the second AND gate is connected to a final NOT gate, which produces the output X. OR  The diagram shows an alternative logic circuit for the same function. Inputs A and B are connected to an AND gate. The output of this AND gate is connected to one input of a second AND gate. Input C is connected to the other input of the second AND gate. The output of the second AND gate is connected to a final NOT gate, which produces the output X.	2
------	--	---

Mark Scheme for Question 15 | Source: 9618_s21_ms_12 (Q3.a)

3(a)	1 mark for each correct gate, with correct inputs  The diagram shows a logic circuit with three inputs: A, B, and C. Input A is connected to the top input of an AND gate. Input B is connected to the bottom input of the same AND gate. The output of this AND gate is connected to the top input of a second AND gate. Input C is connected to the bottom input of the second AND gate. The output of the second AND gate is connected to the top input of an OR gate. Input C is also connected to the bottom input of the OR gate. The output of the OR gate is connected to the top input of a third OR gate. Input B is connected to the bottom input of the third OR gate. The output of the third OR gate is the final output S.	4
------	--	---